Design & Implementation of Approximate 7:2 Compressor Based 16-bit Dadda Multiplier using Verilog

Authors: P V V Satyanarayana, M. Venkanna, S. Jayasri, J. Vasavi Kalyani, B. Ramjee
Journal ISSN: 2277-3878 / NA
DOI: 10.35940/ijrte.A7570.0512123
Year: 2023

Abstract

Keywords

—

Article Views

Publisher Link
View on Publisher Website

Access Article via QR Code

Scan or share this QR code to open this article instantly.

https://citefactor.org/article/223654/design-amp-implementation-of-approximate-7-2-compressor-based-16-bit-dadda-multiplier-using-verilog

Design &amp; Implementation of Approximate 7:2 Compressor Based 16-bit Dadda Multiplier using Verilog

Abstract

Access Article via QR Code

Full Text (External)

Design & Implementation of Approximate 7:2 Compressor Based 16-bit Dadda Multiplier using Verilog